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Elastic strain changes the energies of the conduction band in a semiconductor, which will affect
transport through a semiconductor nanostructure. We show that the typical strains in a semi-
conductor nanostructure from metal gates are large enough to create strain-induced quantum dots
(QDs). We simulate a commonly used QD device architecture, metal gates on bulk silicon, and
show the formation of strain-induced QDs. The strain-induced QD can be eliminated by replacing
the metal gates with poly-silicon gates. Thus strain can be as important as electrostatics to QD
device operation operation.
Because elastic strain changes the band structure
of a crystal, it is deliberately used in many silicon
nanostructures[1]. For example, a silicon superlat-
tice can be made with periodic strains rather than a
heterostructure[2]; this has the advantage of avoiding
materials interfaces. Another example is in phosphorus
donors in silicon, which are being studied as qubits[3, 4].
Strain changes the hyperfine coupling[5], so local strains
can be used to address individual qubits[6]. As a fi-
nal example, strain increases the mobility of electrons
in silicon[7, 8], which has led to strain engineering in the
channel of modern silicon transistors. Each of these three
examples uses intentional strains to alter the band struc-
ture of silicon to enable or improve a silicon nanostruc-
ture. In this paper we will consider the unintentional
effects of strain arising from metal gates and contacts
in a semiconductor nanostructure when operating a de-
vice at low temperatures. Specifically, we will show that
the strain-altered conduction band (CB) can explain pre-
viously observed but unexplained quantum dots (QDs).
This means that the effect on the CB from the strain from
a gate or contact can be as important as the electrostatic
effect of the gate or contact.
Electrical transport through QDs, which are
nanometer-scale regions confined in all three di-
mensions, are enabling exciting physics. A lot of work is
being done to make silicon QDs to build an electron-spin
based quantum computer[9, 10], because the spin of an
electron in a silicon QD has a long coherence time[4, 11].
Silicon QDs are also being pursued for electrical stan-
dards because charge pumps built from silicon QDs are
more stable as a function of time than metallic charge
pumps[12, 13].
To pursue these applications, many different methods
are used to create silicon QDs[10]. In this letter we will
focus on one common method of creating silicon QDs:
metallic gates on bulk silicon. In this method voltages
are applied to a patterned set of metallic gates to form
tunnel barriers and QDs in the silicon below[11, 14–18].
This method of creating QDs is attractive because the
QDs are tunable and the device architecture is similar
to modern silicon transistors. A major problem for this
method of creating QDs is that it is common to ob-
serve many-electron QDs where there should be a tunnel
barrier[14–16, 19]. Previously, these QDs have been at-
tributed to charged defects such as dopants and interface
traps[14–16]. Although steps have been taken to reduce
the interface trap and dopant density, this has not elim-
inated these QDs. Furthermore, when the Fermi level is
near the CB the charged defects are acceptor-like (neg-
atively charged). Thus the defect will prevent electrons
from localizing nearby [20]. Also, these QDs are rou-
tinely observed in the same location in different devices,
which is inconsistent with QDs caused by randomly lo-
cated charge traps. We can explain why many-electron
QDs are observed in the same location in different devices
by considering strain from the metal gates.
In this letter, we will show that metal gates, which are
routinely used to electrostatically create QDs in silicon
nanostructures, will also create strains large enough to in-
duce a QD. First, we will go through a general argument
that suggests that the typical strain from putting metals
on a semiconductor nanostructure can be large enough
to create strain-induced QDs. This general argument
applies to many different materials systems and architec-
tures. Then, we will simulate a device with metal gates
on bulk silicon to show that the strains can induce a QD.
The location of the strain-induced QD can explain why
QDs are frequently observed where there should be only
an electrostatic tunnel barrier. The strain-induced QD
should either be harnessed or elminated. We will discuss
the potential advantages of strain-induced QDs. Then
we will show how the strain-induced QD can be elim-
inated by replacing the metal with highly-doped poly-
silicon. To demonstrate that strain-induced QDs can be
a problem for many different architectures, we consider
another device architecture in the supplementary infor-
mation: silicon nanowires with metal contacts.
A lot of work has been done previously in optical
strain-induced QDs in III-Vs by placing small stressors
on top of a quantum well[21, 22]. Strain from oxidizing
a mesa-etched nanowire has been shown to cause tun-
nel barriers[23, 24], at the ends of the nanowire. Strain
from lattice mismatch is needed to explain the proper-
ties of resonant tunneling diodes in Si/SiGe nanowire
heterostructures[25]. It has been suggested that strains
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2from lattice defects can be problematic in Si/SiGe
QDs[26]. In contrast, we focus on the impact of the strain
from metal gates, which are routinely used without con-
sideration of the elastic strain caused by them.
We will first go through a general argument which
could apply to many different semiconductor nanostruc-
tures. This will also establish the theoretical framework
used in the later simulated examples. We begin by dis-
cussing the physical origin and typical magnitude of the
strain. Then, we will discuss how strain changes the en-
ergy of the CB. Finally, we will discuss when the change
in the CB minimum is enough to induce QDs.
Strain is inevitable in a semiconductor QD device. The
strain may arise from how the device was manufactured
or from operating at cryogenic temperature. During fab-
rication, for example, growing a thermal oxide on a sili-
con nanowire will induce stress in the nanowire, because
thermally grown SiO2 must expand to incorporate the ex-
tra oxygen atoms. Most of this volume expansion occurs
perpendicular to the growth plane, but some remains as
compressive strain in the SiO2[27]. Strain can also come
from cooling the device to its cryogenic operating tem-
perature. Because no silicon QD consists only of silicon,
the silicon must have interfaces. Coefficient of thermal
expansion (CTE) mismatch at the interface will cause
strain when cooled. For example, the CTEs of aluminum
and silicon are 23 x 10−6 K−1 and 2.6 x 10−6 K−1. This
mismatch can setup strains as large as 0.6 % for a 300 K
change in temperature.
Figure 1 shows schematically how CTE mismatch can
strain a device. In this example, metal is deposited on top
of a semiconductor. Metals typically have larger CTEs
than semiconductors, so the metal will contract more
than the semiconductor when cooled. Far away from the
semiconductor-metal interface, the metal is free to con-
tract, but near the interface the semiconductor prevents
the metal from contracting, causing tensile elastic strain
in the metal. Conversely, the semiconductor side of the
interface is under compressive elastic strain.
The CB minimum will change linearly with strain[28].
For electrons in the ±kz valleys (see supplementary in-
formation), the change in energy of the CB minimum as
a function of strain is
∆EC = Ξuz + Ξd(x + y + z) (1)
where x , y and z are the components of the strain,
the relative change in length, and the deformation po-
tentials are Ξu = 10.5 eV and Ξd = 1.1 eV[28]. Because
Ξu >> Ξd , the first term dominates this equation, thus
∆EC ≈ Ξux. Thus, the energies of the ±kz valleys will
change by about 10 meV for every 0.1 % strain in z.
The change in energies of the ±kx and ±ky valleys can
be determined by replacing z in the first term of the
right-hand-side with x and y. To explain the physical
origin of the deformation potential, we first need to un-
derstand which atomic orbitals make up the CB. Near
the valleys the CB has a significant contribution from
the bonding 3d-orbitals. Because these are bonding lev-
FIG. 1. Thermal contraction of metal on top of a semiconduc-
tor from (a) room temperature to (b) cryogenic temperatures.
We also show a schematic of the change of the CB (EC) in
the silicon immediately below the metal, showing peaks near
the corners of the metal box due to stress concentration.
els, the energy of the bond decreases (∆EC < 0) as the
atoms are brought closer together ( < 0). Therefore, the
deformation potentials of the CB are positive.
Now that we know the typical magnitude of the strain
and understanding how strain modifies the CB, we will
return to our simple example. Figure 1(b) shows a
schematic of the effect of the strains on the CB. Strains
in the semiconductor near the metal raise the CB with
respect to the CB far away from the metal, where there
is no elastic strain. The peaks in the CB beneath the
corners of the metal are due to stress concentration at
the corners of the metal. There is a local minimum of
the CB between the peaks because there is less strain
underneath the center of the metal.
To determine if this strain-altered CB can induce a
QD, we need to consider both the shape and the magni-
tude of the confining potential. The shape of the CB in
figure 1(b) can result in a QD, because electrons can be
trapped in the local minimum (underneath the center of
the metal), and the peaks (underneath the corners of the
metal) form tunnel junctions. To trap an electron, the
confining potential (barrier height) must be larger than
kT and the charging energy (the amount of energy it
takes to add an electron on the QD). At cryogenic tem-
peratures kT is less than 0.1 meV. A typical charging
energy for a QD of this size is ∼ 1 meV. Therefore, 10
meV, the typical magnitude of the strain-induced change
in the CB is large enough to confine electrons. In fact,
a barrier height of 10 meV is the same magnitude as an
electrostatic tunnel barrier[29] and the change in CB due
to interface traps[14]. This example shows that, for a
wide range of semiconductor nanostructures, CTE mis-
match can lead to strains that have the right shape and
magnitude to induce a QD. In the supplementary infor-
mation we consider the resistance of the tunnel barriers
(of order MΩ) and discuss the robustness of the barriers
with respect to gate voltage changes (robust to changes
3FIG. 2. Calculated strains and CB change for metal gates on
bulk silicon. (a) A pseudo-3D drawing of the device showing
the bulk silicon wafer (blue), SiO2 (green), Al UG and LG
(grey) and AlOx (dark grey), not to scale. (b) Cross section
of the device through the translucent plane in (a) with same
colors as (a), not to scale vertically. Dashed white line repre-
sents the inversion layer (1 nm below the Si-SiO2 interface),
electrons flow in the inversion layer from left to right. (c) Cal-
culated strains in inversion layer (white line in (b)), showing
the effect of strains from CTE mismatch of Al and AlOx. (d)
CB modulation from strains in (c) showing tunnel barriers at
x = ± 30 and a QD between. The dashed line represents the
Fermi level. (b)-(d) all have the same horizontal axis.
of order 0.1 V).
Figure 2(a) shows a device architecture for electrons
in a surface-gated bulk-silicon device. This architecture
consists of a bulk silicon (lightly p-doped) wafer covered
in 10 nm of thermally grown SiO2, with two aluminum
gates (upper gate, UG, and lower gate, LG) on top[11,
14–18]. The two aluminum gates are perpendicular to
each other and are isolated from each other by 3 nm of
AlOx. The UG is 80 nm tall and 50 nm wide, and the
LG has a 25 nm diameter. A positive voltage on the UG
will cause an inversion layer a few nanometers thick to
form at the Si-SiO2 interface. Current flows through the
inversion layer (current flows from and to a heavily doped
source and drain regions that are far from the LG). A
negative voltage on LG can deplete the silicon below the
LG to form a single tunnel barrier, directly below the LG.
However, QDs are commonly observed in this location,
where there should only be a tunnel barrier[11, 14–18].
In this section, we will show how strain from the CTE
mismatch can induce a QD directly below the LG.
Figure 2(b) shows the simulated strains for this archi-
tecture. We use COMSOL multiphysics [30] to simulate
the strains in the device (details in the supplementary in-
formation). The simulation includes both CTE mismatch
and intrinsic stress in the SiO2 (-200 MPa[27]). Unlike
figure 1, where the CTE mismatch between metal and
semiconductor caused the strain, here CTE mismatch be-
tween Al and AlOx creates stresses that propagate into
the silicon below. Al (23x10−6 K−1) has a much larger
CTE than AlOx (5.4x10
−6 K−1). For a change in tem-
perature from 293 K to 1 K, Al is in tensile stress be-
cause the AlOx is preventing it from contracting. Con-
versely, the Al is putting the AlOx in compressive stress.
These stresses propagate through the SiO2 into the sil-
icon. CTE mismatch from the SiO2 and intrinsic stress
from the SiO2 only results in uniform strain and so can-
not induce a QD.
Confining electrons in an inversion layer breaks the
six-fold valley degeneracy and only the ±kz valleys are
occupied (supplementary information). In Fig. 2(d) we
use eq. 1 to calculate the change in energy of the ±kz
valleys due to the strains shown in Fig. 2(c). (Because
the first term dominates eq. 1, ∆EC has the same shape
as z) The peaks at x = ± 30 nm form tunnel barriers
for electrons. The height (4 meV) and length (40 nm) of
these barriers give them tunneling resistance of 20 MΩ
(See supplementary information). A strain-induced QD
forms in the dip between these barriers. This QD is di-
rectly below the LG, which can explain the previously
observed QDs[11, 14–18].
We have shown that in this device architecture strain
can induce a QD. Because strain is often ignored when
designing the device, the strain-induced QD would show
up as additional QDs. This could explain why such un-
intentional QDs are a common problem in surface-gated
architectures[14–16, 19]. Strain-induced QDs have sev-
eral advantages over electrostatically defined QDs. Mak-
ing electrostatic QDs requires additional metal gates,
limiting the number of QDs that can be operated. Each
gate also makes the QD bigger, which makes it harder
to reach the few-electron limit. These advantages can be
obtained in an architecture which is already being used to
make electrostatic QDs, when taking into account strain
effects.
If the strain-induced QD is not desirable, then it should
be eliminated. In the geometry of Fig. 2, the strain-
induced QD can be eliminated by replacing the Al and
AlOX in the gate stack with heavily doped poly-silicon
and SiO2. Electrostatically this device operates just like
the Al gated device. This material switch, from Al (CTE
23 x 10−6 K−1) to poly-Si (2.9 x 10−6 K−1), reduces
the CTE mismatch by an order of magnitude. Figure 3
shows the strains calculated for the same geometry and
dimensions as for the Al gate device. The strains due to
the LG are much smaller than in the Al gated device.
This results in a much smaller modulation of the CB due
to strain (Fig. 3(d)). Because the peaks that had been
the tunnel junctions in the Al gated device are now only
0.1 meV high, this device will not form a strain-induced
QD.
We have shown that strain from CTE mismatch can
cause QDs. Although we only showed one example geom-
etry, our argument is more general. Most metals have a
larger CTE than insulators or semiconductors. Thus our
qualitative argument that the typical strains in a nanos-
tructure at low temperatures are large enough to create
strain-induced QDs, applies to other material systems
such as carbon, germanium and III-Vs. To demonstrate
4FIG. 3. Calculated strains and CB change for poly-Si gates
on bulk Si. (a) A pseudo-3D image of the device showing the
bulk silicon wafer (blue), SiO2 (green), Poly-Si LG and UG
(purple), not to scale. (b) Cross section of the device through
the translucent plane in (a) with same colors as (a), not to
scale vertically. Dashed white line represents the inversion
layer. (c) Calculated strains in inversion layer (1 nm below
the Si-SiO2 interface). (d) CB modulation from strains in
(c). Note that the change in the CB is much smaller than in
Fig. 2(d) due to changing the gate material from aluminum
to poly-silicon. (b)-(d) all have the same horizontal axis.
this, in the supplementary information we consider an-
other example, a silicon nanowire with metal contacts.
Because the typical strains in a nanostructure can in-
duce QDs, we suggest that the strains should either be
used or ameliorated. Reducing the strain (perhaps by
replacing metal gates with poly-Si gates) would elim-
inate the strain-induced QDs, allowing an electrostati-
cally gated device to operate as intended. In addition to
avoiding unintentional effects due to strain, we can also
see some advantages to strain-induced QDs compared to
other methods of creating QDs. Strain-induced QDs re-
quire fewer gates, allowing them to be smaller than elec-
trostatic QDs.
Because strain can be as important as electrostatics
to the operation of a QD device, the effects of strain
should be considered when analyzing the results from or
designing semiconductor nanostructures.
We would like to acknowledge helpful conversations
with Michael Stewart, Panu Koppinen, Josh Pomeroy,
Justin Perron and Vladimir Aksyuk. This work was sup-
ported in part by the Laboratory for Physical Sciences
(EAO93195).
[1] P. Y. Yu and M. Cardona, Fundamentals of Semiconduc-
tors: Physics and Materials Properties (Springer-Verlag
Telos, 1999), 2nd ed., ISBN 354065352X.
[2] C. Euaruksakul, Z. W. Li, F. Zheng, F. J. Himpsel, C. S.
Ritz, B. Tanto, D. E. Savage, X. S. Liu, and M. G. La-
gally, Physical Review Letters 101, 147403 (2008), URL
.
[3] B. E. Kane, Nature 393, 133 (1998), ISSN 0028-0836,
URL .
[4] J. J. Pla, K. Y. Tan, J. P. Dehollain, W. H. Lim, J. J. L.
Morton, D. N. Jamieson, A. S. Dzurak, and A. Morello,
Nature 489, 541 (2012), ISSN 0028-0836, URL .
[5] H. Huebl, A. R. Stegner, M. Stutzmann, M. S. Brandt,
G. Vogg, F. Bensch, E. Rauls, and U. Gerstmann, Phys-
ical Review Letters 97, 166402 (2006), URL .
[6] L. Dreher, T. A. Hilker, A. Brandlmaier, S. T. B. Goen-
nenwein, H. Huebl, M. Stutzmann, and M. S. Brandt,
Physical Review Letters 106, 037601 (2011), URL .
[7] Y. Sun, S. E. Thompson, and T. Nishida, Journal of Ap-
plied Physics 101, 104503 (2007), ISSN 00218979, URL
.
[8] Y.-M. Niquet, C. Delerue, and C. Krzeminski, Nano Let-
ters 12, 3545 (2012), ISSN 1530-6984, URL .
[9] J. J. L. Morton, D. R. McCamey, M. A. Eriksson, and
S. A. Lyon, Nature 479, 345 (2011), ISSN 0028-0836,
URL .
[10] F. A. Zwanenburg, A. S. Dzurak, A. Morello, M. Y.
Simmons, L. C. L. Hollenberg, G. Klimeck, S. Rogge,
S. N. Coppersmith, and M. A. Eriksson, arXiv:1206.5202
(2012), URL .
[11] B. M. Maune, M. G. Borselli, B. Huang, T. D.
Ladd, P. W. Deelman, K. S. Holabird, A. A. Kiselev,
I. Alvarado-Rodriguez, R. S. Ross, A. E. Schmitz, et al.,
Nature 481, 344 (2012), ISSN 0028-0836, URL
[12] N. M. Zimmerman and M. W. Keller, Measurement Sci-
ence and Technology 14, 1237 (2003), ISSN 0957-0233,
1361-6501, URL .
[13] N. M. Zimmerman, W. H. Huber, B. Simonds, E. Hour-
dakis, A. Fujiwara, Y. Ono, Y. Takahashi, H. Inokawa,
M. Furlan, and M. W. Keller, Journal of Applied Physics
104, 033710 (2008), ISSN 00218979, URL .
[14] E. P. Nordberg, G. A. T. Eyck, H. L. Stalford, R. P.
Muller, R. W. Young, K. Eng, L. A. Tracy, K. D. Childs,
J. R. Wendt, R. K. Grubbs, et al., Physical Review B
80, 115331 (2009), URL .
[15] B. Hu and C. H. Yang, Physical Review B 80, 075310
(2009), URL .
[16] S. J. Angus, A. J. Ferguson, A. S. Dzurak, and R. G.
Clark, Nano Letters 7, 2051 (2007), ISSN 1530-6984,
URL .
[17] N. Shaji, C. B. Simmons, M. Thalakulam, L. J. Klein,
H. Qin, H. Luo, D. E. Savage, M. G. Lagally, A. J. Rim-
berg, R. Joynt, et al., Nature Physics 4, 540 (2008), ISSN
1745-2473, URL .
[18] M. Xiao, M. G. House, and H. W. Jiang, Physical Review
Letters 104, 096801 (2010), URL .
[19] T. Thorbeck and N. M. Zimmerman, Journal of Applied
Physics 111, 064309 (2012), ISSN 00218979, URL .
[20] D. Schroder Semiconductor Material and Device Charac-
terization (John Wiley and Sons, 2006).
[21] F. Boxberg and J. Tulkki, Reports on Progress in Physics
70, 1425 (2007), ISSN 0034-4885, 1361-6633, URL .
[22] H. Lipsanen and M. Sopanen, in Optics of Quantum Dots
and Wires, edited by G. W. Bryant and G. S. Solomon
5(Artech House, 2004), p. 547, ISBN 1580537618.
[23] Y. Ono, K. Yamazaki, M. Nagase, S. Horiguchi, K. Shi-
raishi, and Y. Takahashi, Solid-State Electronics 46,
1723 (2002), ISSN 0038-1101, URL .
[24] S. Horiguchi, M. Nagase, K. Shiraishi, H. Kageshima,
Y. Takahashi, and K. Murase, Japanese Journal of Ap-
plied Physics 40, L29 (2001).
[25] C. D. Akyz, A. Zaslavsky, L. B. Freund, D. A. Syphers,
and T. O. Sedgwick, Applied Physics Letters 72, 1739
(1998), ISSN 00036951.
[26] P. G. Evans, D. E. Savage, J. R. Prance, C. B. Simmons,
M. G. Lagally, S. N. Coppersmith, M. A. Eriksson, and
T. U. Schlli, Advanced Materials 24, 52175221 (2012),
ISSN 1521-4095.
[27] E. Kobeda and E. A. Irene, Journal of Vacuum Science
& Technology B: Microelectronics and Nanometer Struc-
tures 5, 15 (1987).
[28] M. V. Fischetti and S. E. Laux, Journal of Applied
Physics 80, 2234 (1996), ISSN 00218979.
[29] H. Sellier, G. P. Lansbergen, J. Caro, S. Rogge, N. Col-
laert, I. Ferain, M. Jurczak, and S. Biesemans, Applied
Physics Letters 90, 073502 (2007), ISSN 00036951.
[30] Software is named for informational purposes only; it
does not imply an endorsement or a recommendation by
NIST.
6Supplementary Information
A. Silicon band structure
The bottom of the conduction band (CB) and top of
the valence band (VB) are shown schematically in figure
S1. In bulk silicon the bottom of the CB is 6-fold de-
generate, while the top of the VB is 4-fold degenerate.
However, these degeneracies can be broken by confine-
ment and strain[1, 2].
The six valleys in the CB are located at
~k = (2pi/a0)(±0.85, 0, 0), (2pi/a0)(0,±0.85, 0), and
(2pi/a0)(0, 0,±0.85), where a0 is the silicon lattice con-
stant (a0 = 0.543 nm). Around each valley the effective
mass is anisotropic. For the ±kz valleys, centered at
k0 = (2pi/a0)(0, 0,±0.85), the effective mass in the
z-direction is ml = 0.98 me, while the effective mass in
the x and y directions is mt = 0.19me, where me is the
free electron mass. Thus the dispersion relation for the
±kz valleys is
∆EC(~k) =
h¯2
2
(
k2x
mt
+
k2y
mt
+
(kz − k0)2
ml
) (1)
The dispersion relations for the ±kx and ±ky valleys are
similar.
To show how confinement breaks the six-fold valley de-
generacy [Fig. S1(b)], consider an inversion layer perpen-
dicular to the z-axis. We can neglect lateral confinement
because of the much larger length scale. The potential
well confining the electrons can be approximated by an
infinite triangular well[2]. In the effective mass approxi-
mation, the eigenenergies for the electron are given by
En = (
(eE)2h¯2
2mz
)
1
3 (−an) (2)
where eE is the slope of the quantum well (E is the electric
field confining the electron), and an are the zeroes of
the Airy function (a0 ≈ -2.33). For the ±kz valleys,
mz = ml, while the other four valleys (±x, ±y) mz = mt.
Therefore, the ±kz valleys have a lower energy (E0 = 37
meV for E = 105 V/cm) than the ±kx and ±ky valleys
(E0 = 63 meV). Because this energy difference is many
kT at cryogenic temperatures (for T = 1 K, kT = 86
µeV), the ±kx and ±ky valleys will not be occupied.
Strain also changes the energies of the valleys [Fig.
S1(b)]. This is due to the atomic lattice being squeezed
or pulled by the strain, thus raising or lowering each band
within the silicon. The change in energy of the ±kz val-
leys is described by the deformation potentials Ξu = 10.5
eV and Ξd = 1.1 eV.
∆EC = Ξuz + Ξu(x + y + z) (3)
The deformation potential, Ξu, for the CB in silicon is
positive because there is a large contribution to the CB
from the atomic 3-d bonding orbitals. We already showed
FIG. S1. Diagram of the band structure of silicon. (a) The CB
has 6 equivalent valleys, and the VB has LH and HH states.
(b) The 6-fold degeneracy of the CB is split by confinement,
the energies of the lowest two valley states are further modu-
lated by strain. (c) Similar diagram for VB
that in an inversion layer electrons will only occupy the
±kz valleys, so we will not further consider the ±kx and
±ky valleys. The local strains, set up by CTE mismatch,
are typically of order 0.1 %. Combined with the defor-
mation potentials, these strains will change the energy of
the valley by ≈ 10 meV. Because the CB is defined with
respect to electron energy, a peak in the CB due to strain
will cause a tunnel barrier for electrons.
The VB of silicon consists of a light hole (LH), heavy
hole (HH), and spin orbit split off (SO) bands[1]. The
SO band is 44 meV lower than the LH and HH bands.
Because this splitting is many kT at cryogenic tempera-
tures, holes will not occupy the SO band, and it will not
be considered further.
The dispersion relations for holes in the LH and HH
are
∆EV = −Ak2 ∓ (Bk4 + C(k2xk2y + k2yk2z + k2zk2x)) (4)
where the – is for the HH and the + for the LH
and A = −4.25(h¯2/2me), B = −0.63(h¯2/2me) and C =
4.9(h¯2/2me)[1]. We note that ∆EV ≈ (3/2)av(y + z)
for the LH. The av term is positive in silicon because the
VB consists of the atomic 3p-bonding orbitals[1]. Con-
finement will split the LH and the HH [Fig. S1(c)]. How-
ever, because the VB dispersion relation is more compli-
cated than CB dispersion relation, showing the effect of
confinement is more complicated for the VB than for the
CB. Restricting ourselves to the case of confinement in a
nanowire, recent theoretical work[3] has shown the high-
est VB state is predominately LH in character with the
spin aligned with the axis of the nanowire. Therefore,
we assume that we only need to consider the LH in our
analysis.
7Strain will further change the energy of the VB [Fig.
S1(c)]. Ignoring the effect of band mixing due to strain,
the change in the VB of silicon due to strain is
∆EV = av(x + yz) + bv(x − (y + z)/2) (5)
where av = 2.1 eV and bv = -2.33 eV for silicon[1]. Be-
cause the VB is defined with respect to electron energy, a
dip in the VB due to strain will cause a barrier for holes.
B. Barrier resistance
To observe a QD the barrier resistance, R, must be
larger than the resistance quantum (R  RK = 26kΩ)
to observe discrete charging events on the QD[4]. But the
resistance must not be so large as to make the current
too small to measure, R < 1GΩ. In the main text we
determined that the typical modulation of the CB due
to strain is of order 10 meV. To calculate the tunnel-
ing resistance, we will need the length scale over which
the CB changes. 10 nm is a typical gate width or oxide
thickness. (The gate width is typically limited by elec-
tron beam lithography to ¿ 10 nm, and oxide thicknesses
are typically of order 10 nm to prevent leakage.) Using a
WKB (Wentzel - Kramers - Brillouin) tunneling rate for
a parabolic barrier to determine the tunneling resistance,
1
R
= G = N
e2
h¯
e
− pi√
2
√
m∗
h¯
√
φL
(6)
where m∗ = 0.19m0 and taking the number of channels,
N = 1 (because N ≈ wkf ≈1[5]). The height and length
of the barrier, φ and L, are conservatively assumed to be
5 meV and 20 nm. This gives us an estimated tunnel-
ing resistance of 4 MΩ. This satisfies our criteria on the
tunneling resistance, and thus strain-induced CB modu-
lation can cause tunnel barriers and QDs.
C. Simulation Details
The strain was simulated using COMSOL multi-
physics. A few simplifying assumptions were made in
the simulation: the silicon was simulated isotropically
and room temperature materials properties were used,
including Youngs modulus, Poissons ratio, density and
CTE. All simulations were performed in three dimen-
sions. The simulated volume was about 5x107 nm3. De-
spite the nanoscale features atomistic simulations are not
necessary; similar simulations of the stress are performed
in similarly scaled commercial transistors[7]. A zero dis-
placement boundary condition was used for the bottom
surface of the simulated volume, and a zero force bound-
ary condition was used everywhere else on the surface.
We verified that the boundary conditions do not affect
the area of the simulation of interest by changing the
size of the simulation, and observing that the strains in
the area of interest were not affected. Physically, the sim-
ulation corresponds to cooling the device adiabatically.
Material Young’s Poisson’s Density CTE
Modulus (GPa) Ratio (kg/m3) (x10−6/K)
Si 130 0.27 2300 2.6
SiO2 73 0.17 2200 0.49
Al 70 0.35 2700 23
AlOx 300 0.22 3900 5.4
Ni 220 0.31 8900 13
Poly-Si 170 0.22 2300 2.9
D. Silicon Nanowire with Metal Contacts
VB holes can be confined in a chemically-grown
nanowire between metallic contacts[6–9]. Chemically-
grown nanowires are attractive because it is easy to grow
a small diameter nanowire with low surface roughness[6].
Tunnel barriers near the nanowire-contact interface con-
fine the holes within the nanowire. These tunnel barri-
ers are essential to form the QDs, and so understand-
ing the reason for their existence is important. Some-
times these barriers are due to Schottky barriers; how-
ever, the metal-semiconductor pair is often deliberately
chosen to prevent a Schottky barrier. For example, in
bulk metal-InAs contacts the Fermi level is pinned above
the CB[10, 11], and thus a Schottky barrier should not
form. Also, many other metal-semiconductor combina-
tions, which form Schottky barriers in bulk, should not
form Schottky barriers in a nanostructure, because there
are not enough interface states on a nanowire to pin the
Fermi level[12, 13]. Nevertheless, it is common to observe
tunnel barriers in metal-nanowire contacts that should
not have Schottky barriers[14]. This mystery has driven
us to consider strain-induced tunnel barriers as an expla-
nation.
Figure S2(a) shows a device architecture for a chemi-
cally grown nanowire that is frequently used to form QDs
for holes[6–9]. A typical device (Fig. 2(a)) consists of an
undoped Si nanowire (5 nm radius) on top of a thick SiO2
layer. Contacts for the source and drain are formed with
Nickel (50 nm thick separated by 200 nm). We assume
that no Schottky barrier forms at the metal-nanowire
interface, so holes can flow freely from the Ni into the
nanowire. In this section, we will show that strain can
cause tunnel barriers for holes in the nanowire near the
metal contacts.
Most of the strain in this device comes from the CTE
mismatch of nickel (13x10−6 K−1 ) and silicon (2.6x10−6
K−1). Figure S2(c) shows the strains in the center of
the nanowire as simulated for a change in temperature
of 293 K to 1 K. Strains elsewhere in the nanowire are
similar. Because the metal contacts shrink, this pulls on
the nanowire. Therefore, the nanowire is stretched (in
tension) in the x direction (and has compressive strains
in x and y because of Poissons ratio).
The VB of bulk silicon consists of degenerate HH and
LH bands. Confinement in a nanowire will split the LH
and HH bands, and the topmost VB state has been pre-
dicted to be predominantly LH in character, with the
8FIG. S2. Calculated strains and VB change for a chemically
grown silicon nanowire with nickel contacts. (a) A pseudo-
3D drawing of the device showing the bulk Si wafer (blue),
SiO2 (green), Si-nanowire (blue), Ni source and drain contacts
(grey). (b) Cross section of the device through the translucent
plane in (a) with same colors as (a), not to scale vertically.
(c) Calculated strains at center of the nanowire (white dashed
line in (b)), showing the effect of strains CTE mismatch of
Si-nanowire and Ni contact. (d) VB modulation for LH from
strains in (c) showing tunnel barriers at x = ± 100 and a
QD in between. Horizontal dashed line represents the Fermi
level. (b)-(d) all have the same horizontal axis. Black vertical
dashed line shows the location of the tunnel junctions in (b)
to (d).
spin quantized along the direction of the nanowire[3]. We
take the simulated strains and use eq. S5 to calculate the
change in the VB for LHs [Fig. S2(d)]. As mentioned be-
low eq. S5 the change in the VB is due primarily to the
sum of the strains, y + z. Dips in the VB, like those at
x = ± 90 nm in Fig. S2(c), which are between the edges
of the metal contacts, create barriers for holes. Between
the barriers, a strain-induced QD forms in the peak in
the VB centered at x = 0. The tunnel barriers have a
height of 5 meV and a length of 30 nm which gives an es-
timated tunneling resistance of 45 MΩ). This resistance
is large enough to quantize the charge on the QD without
shutting current off. So we have shown that strain can
induce a QD in a nanowire between two metal contacts.
We propose this as an explanation of why tunnel barri-
ers are sometimes observed at metal-nanowire interfaces
that should not form Schottky barriers[14].
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